VLSI design
MOS transistors, standard cells, RTL to layout, timing closure
Also known as: Integrated Circuit Design
64 lecture recordings, about 13 hours
Lecture recordings
- Прочие каналы — Verilog by Explore VLSI - VLSI Design & Verification, 31 lectures
- Suma Study Centre — Digital Logic Design through Verilog HDL ( VLSI ), 40 lectures
- Prof. Barapate's Tutorials — VLSI, 24 lectures
- University of Scholars — VLSI - I (EEE) Fahad Raihan Saquib (Fall-2024), 16 lectures
- Прочие каналы — VLSI Testing, 94 lectures
- Engineering Gems — VLSI DESIGN, 8 lectures
What you need first
Field of knowledge
The map of knowledge